Home
VHDL Modeling for Digital Design Synthesis by Kevin F. Yu-Chin Hsu, Paperback | Indigo Chapters
![VHDL Modeling for Digital Design Synthesis by Kevin F. Yu-Chin Hsu, Paperback | Indigo Chapters](https://dynamic.indigoimages.ca/books/9781461359937.jpg?scaleup=true&width=600&quality=85&lang=en)
Coles
VHDL Modeling for Digital Design Synthesis by Kevin F. Yu-Chin Hsu, Paperback | Indigo Chapters
From Kevin F. Yu-Chin Hsu
Current price: $321.50
Loading Inventory...
Size: 1 x 9.25 x 1.28
*Product information may vary - to confirm product availability, pricing, and additional information please contact Coles
The purpose of this book is to introduce VHSIC Hardware Description Lan guage (VHDL) and its use for synthesis. VHDL is a hardware description language which provides a means of specifying a digital system over different levels of abstraction. It supports behavior specification during the early stages of a design process and structural specification during the later implementation stages. VHDL was originally introduced as a hardware description language that per mitted the simulation of digital designs. It is now increasingly used for design specifications that are given as the input to synthesis tools which translate the specifications into netlists from which the physical systems can be built. One problem with this use of VHDL is that not all of its constructs are useful in synthesis. The specification of delay in signal assignments does not have a clear meaning in synthesis, where delays have already been determined by the im plementationtechnolo | VHDL Modeling for Digital Design Synthesis by Kevin F. Yu-Chin Hsu, Paperback | Indigo Chapters